The IEEE 802.6 Standard -Distributed Queue Dual Bus (DQDB) * -for Metropolitan Area Networks (MAN) has been proposed. It is based on a uni-directional twin bus architecture. The DQDB protocol lays more emphasis on the overall channel utilization than the fair sharing of channel bandwidth by all the stations. In this paper, we first describe the unfairness problem in which the upstream stations occupy most of the channel bandwidth while the downstream stations get fewer chances to transmit their packets. Many proposed possible fixes are also discussed. We propose a protocol called Cycle Compensation Protocol (CCP) which ensures fairness regardless of the ratio of end-to-end propagation delay to the slot-size and also achieves almost the same throughput and delay as those of DQDB. CCP also guarantees that the channel bandwidth acquired by a station is inversely proportional to the number of busy stations and will reach this state within a limited time delay.
Introduction
A Metropolitan Area Network (MAN) is a network capable of integrating a variety of traffic types over a single communication channel and covering a geographical scope as wide as a metropolitan area. MANs are assumed to extend from several kilometers to over 200 km with transmission rates in excess of 45 Mbits/sec and capable of carrying information such as digitized voice/data/video. Essentially, a MAN is a very large Local Area Network (LAN) using an access protocol less sensitive to network size than those used in LANs. It can serve more users and be used for interconnecting LANs and large number of computers [Moll88a] .
Several network architectures for MANs have been proposed. Sze proposed a multi-level hierarchy of rings interconnected by bridges and uses two rings (one for backup) for the more critical subnetworks [Sze85] . Gerla and Fratta proposed Tree-Net which is based on a tree topology [Gerl88a] [Gerl88b] . Each branch takes turns in transmitting packets according to an implicit token protocol. Maxemchuk proposed a two-connected, regular mesh network with unidirectional links, the Manhattan Street Network [Maxe85, Maxe86, Maxe87] . There are multiple paths between each pair of source and destination. The routing overhead is minimal and no intermediate buffering is necessary.
The standard protocol for MAN has been proposed by the IEEE 802.6 committee [DQDB88, Hull88, Moll88a, Moll88b, Newm88] . The Distributed Queue Dual Bus (DQDB) protocol describes the physical layer and the medium access layer for MANs. It is based on a twin bus architecture as shown in Figure 1 . It consists of two counter-flowing unidirectional busses (Channels A and B). It is a synchronous slotted network and allows one station to transmit a packet to one of its left-end stations and a different station to transmit another packet on a different channel to one of its right-end stations at the same time. That is, two point-to-point packets may be transmitted at the same time. If station S i intends to send a packet to (left-end) stations S 1 to S i−1 , the packet will be sent through Channel B. On the other hand, a packet will be sent through Channel A by station S i to (right-end) stations S i+1 to S N , where N is the total number of stations.
− 2 − All stations can read and write on both channels. Each station connects to each bus via an OR-write tap and a passive read tap upstream of the write tap. Stations can only read the data passing on the bus but never remove it and only alter it when allowed by the access protocol. Two slot generators, one at the extreme upstream of each bus, generate fixed length empty slots which propagate downstream on each channel. Time on each bus is divided into fixed-length slots with a fixed number of slots allocated to each 125 µ sec frame. Therefore, a packet will be partitioned by a station into segments of fixed length such that one segment can fit into one slot for transmission. In the rest of the paper we shall use "segments" instead of "packets" as units of data to be transmitted. There are two types of slots, Queue-Arbitrated (QA) and Pre-Arbitrated (PA), and they provide packet-switched (asynchronous) and channel-switched (synchronous) services respectively. The empty slots are allocated among these two types of services. The QA slots are controlled and arbitrated through the Distributed Queue. The distributed queue is a concept of forming a First In First Out (FIFO) transmission queue among stations generating QA packets. By reading control information in slots passing by on both busses, each station locally maintains a queue with which it can decide its turn of transmission. That is, a station has to know the number of segments which arrived earlier in other stations and which should be transmitted before it can transmit its own. The distributed queue is a new concept which differs from any of the currently existing IEEE 802 family of standards. The details about the implementation of distributed queue is presented in the second section.
In this paper we shall concentrate on the medium access control protocol for the QA slots. The proposed DQDB protocol standard emphasizes the overall channel utilization more than the fairness of accessing the channel by stations. Due to the relative location of each station to the head end station, there is an inherent unfairness embedded in terms of accessing the empty QA slots and transmitting segments. Under certain conditions, the downstream stations will have fewer chances to access the channel. Let a= T P τ where τ is the end to end propagation delay and T P is the packet transmission time. The unfairness problem is particularly serious when "a" is large.
Furthermore, if multiple service classes are provided, higher class packets in the downstream stations can be delayed from accessing the channel because lower class packets in the upstream stations occupy the channel bandwidth [Leu90a] . This compromises the purpose of supporting multiple service classes. Hence, a fair access protocol is essential to ensure the equal distribution of bandwidth among ready stations and classes.
During the process of searching for a fair access protocol we have looked into several simple ways of improving the fairness of DQDB protocol and for each approach we have implemented a simulation model and carried out some performance evaluations. Although these approaches can indeed improve the fairness of DQDB protocol, the degree of their improvements is still limited. That is, when a is large, the situation of unfairness still exists. However, for small to medium a the fairness of DQDB can be easily improved. We will only briefly introduce these approaches in Section 3.
Other schemes to fix the unfairness problem have also been proposed [Hahn89, Khal89, Limb89, Mukh88, Fili89, Mull90]. We will also briefly discuss these schemes in Section 3. However, these schemes are designed to compensate certain stations based on the estimated traffic. Therefore, they may take a longer time to reach a completely fair state or a completely fair state may never be reached when traffic fluctuates dynamically. Our objective is to design a protocol which can guarantee complete fairness regardless of the value of a and at the same time achieve similar performance (in terms of delay and throughput) as that of the DQDB protocol. After studying a number of ways to improve the fairness of DQDB protocol, we believe that a simple way of determining how many segments a station should be allowed to transmit for a period of time is very critical to designing a fair protocol.
That is, a station should be allowed to transmit several segments continuously if it has been transmitting less number of segments than it should and a station should temporarily stop transmitting if it has been transmitting more than it should. The cycle concept used in FASNET [Limb82] , which allows only one segment to be transmitted by each station in one cycle, seems a simple way to know how many packets a station should be compensated. That is, we can easily count the number of cycles in which a station did not get a chance to transmit its packets. However, the protocols based on the cycle concept, when compared with DQDB protocol may suffer from lower channel utilization and longer delay especially when traffic is light. Therefore, certain ways of improving both delay and utilization are needed. In this paper we propose a protocol called the Cycle Compensation Protocol (CCP) which guarantees complete fairness regardless of the value of a and also achieves similar channel utilization and delay as DQDB protocol.
This paper is organized into six sections. In Section 2, we present the DQDB protocol with single service class. Section 3 looks into the other fixes proposed. Section 4 describes the proposed Cycle Compensation Protocol.
We start from the very basic concept of cycle. We first briefly describe the FASNET protocol and ways to improve 
Overview of DQDB Protocol
Since the access protocols for Channel A and Channel B are identical, we shall only discuss the one for Channel A. We will assume that Channel A is the "transmission" (data) channel and Channel B is the "reservation"
(request) channel. In the following, unless explicitly stated, when we say a downstream/upstream station we are referring to its relative location on Channel A. To better describe the protocol, we assume only a single service class, although the DQDB protocol can support up to four classes (now only 3 classes in the revised standard) of services for QA packets.
We first define several terminologies. We say "a bit is successfully set" if it was originally "0" and is now set to "1". Note that there is a small delay from the time a bit is set by a station and the result of "success" or "failure" is known by this station. It is usually of the order of few bit times. We call "a segment is ready" if the segment has been arrived with all the necessary information such that it can be delivered to its destination. We say "a station is ready" if it has at least one ready segment.
The slot format of the DQDB is shown in Figure 2 . The slot format shows only the fields that are related to the medium access control protocol for the QA slots. From here on we shall refer to "QA slots" and "QA segments"
simply as "slots" and "segments". Each slot is of fixed size. The control field consists of a BUSY bit and a REQuest (REQ) bit. The BUSY bit is initialized to 0 by the slot generator. The BUSY bit will be set to one by a station if it is transmitting a segment in that slot.
The Distributed Queue is a mechanism for forming a global First In First Out (FIFO) transmission queue among ready stations [DQDB88] . Every station has a request_counter , a countdown counter(cd_counter ) and a local request queue counter (local_request_queue_counter ) as shown in Figure 3 . They are initialized to zero when the stations are first brought up to operation. When a station is in operation, it continuously monitors both channels.
If it sees a set REQ bit passing on Channel B, it increments the request_counter value by one. If an empty slot − 5 − passes on Channel A, the station decrements the request_counter value by one if the request_counter value is greater than zero. When the station has a newly arrived segment and wishes to access the channel, the value in the request_counter is the number of empty slots that must be allowed to pass this station before the station can access the channel. The station copies the value of request_counter into cd_counter and sets the value of request_counter to zero. It also increments the local_request_queue_counter value by one. From now on, the station will decrement the cd_counter by one for every passing empty slot. It will continuously do so until cd_counter becomes zero. The station will then transmit its segment in the next empty slot (and set the BUSY bit to 1). A slot is empty if its BUSY bit is 0. During this time period (from packet arrival to transmission), the station would also continuously monitors channel B and if a set REQ passes on Channel B, the value of request_counter is incremented by one.
There is a condition under which a station can transmit its segment without copying the request_counter to cd_counter . When a segment arrives at a station and both the request_counter and the cd_counter are zero, then if the next slot appearing on Channel A is empty, the station can transmit its segment in the slot without either copying the request_counter value (which is zero) to cd_counter or incrementing the local_request_queue_counter . However, if one of the following two conditions occur before the station sees an empty slot on Channel A, it is required to make a request (increment the local_request_queue_counter by one) :
(1) the next slot passing on Channel A is busy, or (2) the next slot passing on Channel B has a REQ bit set.
If (1) occurs, the station increments the local_request_queue_counter value by one and will transmit its segment in the next available empty slot. If (2) occurs, the station increments both the request_counter and local_request_queue_counter by one and will transmit its segment in the next available empty slot. Note that the station need not copy the request_counter into cd_counter since request_counter is zero.
For every segment sent, the station is obligated to set one REQ bit (except for the exceptional case mentioned above If the request_counter value is greater than zero when a segment arrives, the station copies the value of the request_counter into cd_counter and initializes the request_counter to zero. It also increments the local_request_queue_counter by one and then moves to a Countdown state. When the cd_counter becomes zero the station will transmit its segment in the next empty slot.
Note that every station needs to monitor both channels continuously and update the three counter values according to the content of the control field in every passing slot. The four symbols "a", "a * ", "b" and "b * " in Fig- ure 4 indicate actions to be taken according to the control bits read on the corresponding channel.
Segments in each ready station are scheduled to be transmitted according to their positions in the distributed queue. However, the exact FIFO order can not be truly maintained due to the propagation delay between stations.
Since an upstream station on Channel A S i sees an empty slot before a downstream station S j , i<j, it has a better chance of grabbing one. On the other hand, station S j sees an unset REQ bit before station S i , so it is easier for S j to make a request. Assume that Station S j sets a REQ bit to reserve a slot. When station S i sees this REQ bit being set, it knows that a downstream station has reserved a slot and should allow an empty slot to pass by. When station S i has a packet ready, it copies the value of request_counter to cd_counter . The value of cd_counter is the segment's position in the distributed queue. If a>1 1 , a station S j 's request (i.e. a REQ bit in a slot being set by station S j ) could be on the way flowing down the Channel B while a packet has just arrived at a downstream station S i (i<j) on
If the segment arrives before the set REQ bit passes S i , station S i will not take into account the fact that station S j has made a request before it. This embedded propagation delay introduces unfairness among stations.
The second cause of unfairness is due to the fact that in the DQDB protocol a station can get service first before it has successfully made a request. This will improve the channel utilization and reduce the delay. However, a station that sees empty slots earlier will be favored in terms of having better chances of accessing the channel.
The DQDB protocol has been designed to improve the channel utilization. It can achieve full channel utilization. However, a station's share of channel bandwidth is based on its location on the channel. If an upstream station always has segments ready it can occupy almost all the channel bandwidth and leave the down stream stations with very little bandwidth. This is especially serious when a is large. We also verified this by simulation. The simulation results presented in TABLE I indicate that this phenomenon indeed occurs. Table I , we show the % channel utilization for various stations. We assume packet arrival rate is exponentially distributed in each station with λ i being the segment arrival rate at station S i . Since S N does not have a downstream station, it does not generate traffic on Channel A. Hence we only show the channel utilization of the first N-1 stations. The segment size is 424 bits and the channel bandwidth is 100 Mbits/sec. The stations are positioned at equal distances on the cable.
Note that we are analyzing a MAN with small number of stations generating traffic equally. In reality there may be hundreds of stations in the network and they may generate traffic in a uniformly distributed fashion. That is, they generate traffic proportional to the number of downstream stations. The results presented here are simply to illustrate the unfair situation that the DQDB protocol could deliver if some stations are transmitting a large number of segments continuously. This will be the case if several stations have relative large packets to send, since each packet has to be partitioned into many segments. More simulation results will be presented in Section 5.
As shown in Table I (a), when a=0.25 and λ i =0.4, the asymmetric situation begins to show up. When a=100, the unfairness is the worst. In Tables I(b) and I(c), we are assuming that the stations are transmitting large number of packets, e.g., long files, so they are always ready. A small a (=0.25) would have created the unfair situation already.
Possible Approaches to Fix the Unfairness Problem
There have been several proposed fixes to solve the unfairness problem[Hahn89, Khal89, Leu89, Limb89, Mukh88, Fili89, Mull90] . These proposals can be classified into two major categories based on the way the system load is calculated by each station : (i) statistics based and (ii) non-statistics based. If each station has to continuously "collect" traffic statistics on the Channels to calculate its probability of transmission, it is considered as statistics based. Otherwise, it is considered as non-statistics based.
Statistics Based Control

P i -Persistent Protocol
Mukherjee and Meditch [Mukh88a, Mukh88b] proposed a P i -Persistent Protocol. Under this protocol, a ready station persists with its attempts to transmit its packet in an empty slot with probability P i until the − 9 − transmission is complete. In order to increase the channel utilization and to be fair to all the stations each individual station needs to modify its P i based on the channel activities, the estimated number of active stations and their traffic loads.
Load Controlled Scheduling of Traffic
Limb [Limb89] proposed the Load Controlled Scheduling of Traffic (LOCOST) scheme. Every ready station measures the traffic intensity on the channels and then based on this measurement, it determines its transmission rate until the next measurement is made. The station estimates the traffic rate Y by counting the number of busy slots passing over a period of time. A gain factor g(Y) is calculated from Y at the end of the period. The g(Y) is then used to update the packet allowance X i used in the ith period. A decay factor, β, is applied to 'drag' X i toward a decay value X d to prevent X i of individual stations from diverging.
The main idea in these approaches [Mukh88, Limb89] is requiring each station to monitor the traffic on the channels and based on the statistics observed to throttle its transmission rate accordingly. They indeed can improve the fairness of the protocol. However, there are two potential problems associated with these schemes. First, each station adjusts its transmission rate according to the estimated traffic load. It is very likely the estimated load is different from the real load. Therefore, a full channel utilization may not be achieved. That is, when compared with the DQDB protocol the performance of these schemes may not be as good. Second, it may take a longer period of time for the system to reach a complete fair state. It is also possible especially when traffic fluctuates dynamically that a complete fair state may never be reached.
Non-Statistics Based Control
Reservation Request Control
Khalil and Koblentz [Khal89] proposed the Reservation Request Control (RRC) mechanism. Every station knows the number of active upstream stations so that it can defer to those stations by allowing the same number of empty REQuests to pass on bus B before it sends its next request. It requires each station to announce to all downstream stations when it becomes active. Similarly, when a station becomes idle, it must announce its inactive state.
In order to implement the mechanism, each station needs two additional counters and each slot has two additional − 10 − bits for each priority class.
Due to the propagation delay, when a station announces that it becomes idle on Channel A, there will be unset REQ bits passed by the unaware downstream stations on Channel B. Therefore, potentially several slots are wasted.
Also since a station needs to make an announcement before it becomes active, the delay to transmit the first segment can be longer. The problem is even worse when a station only transmits very few segments each time.
Bandwidth Balancing Scheme
Hahne, Choudhury and Maxemchuk [Hahn89] proposed the Bandwidth Balancing Scheme. Instead of allowing a station to transmit a segment whenever its countdown-counter is zero and empty slots become available, it requires that a station transmits only a fraction α of the available empty slots during a period of time. This is achieved by artificially incrementing the request counter by one after every β packets transmitted where α= 1+β β .
This forces the station to send one extra empty slot downstream. For example, if α=0.9(β=9) then a station transmits segments in only 9 out of the 10 opportunities. This is implemented by adding one additional counter, trigger counter For each station there is a single trigger counter (now called bandwidth balancing counter) shared by all priority classes. When a station transmits a segment, the counter is incremented by one. Whenever the counter reaches β, it resets the counter and increments (request) counter by one. This scheme has been chosen by the IEEE 802.6 Standard Committee to incorporate into the DQDB protocol to remedy the unfairness problem. Therefore, we shall present more comparisons between this scheme and the proposed protocol later.
Other Approaches
Leu and Du [Leu89] proposed several possible approaches. We will briefly describe some of them in this subsection.
(1)Have an upper bound on the number of pending requests -In order to increase the throughput and to decrease the transmission delay, a station can get service before it successfully sets a REQ bit. It can also accumulate its requests in req_counter. Intuitively, if we restrict the maximum number of pending requests for a station or require that each station transmits its segment only after it has successfully set a REQ bit, the downstream stations would have a better chance to access the channel as they can set REQ bit before upstream stations. This approach − 11 − has been implemented and the simulation results have shown improved fairness than DQDB. However, when a is large unfairness still exists. Note also that the local_request_queue_counter is no longer needed if a request has to be made before transmission. However, the channel utilization can be degraded when there are few stations wanting to transmit.
(2)Applying distributed queue concept on reservations -To improve the previous approach we started out by applying the distributed queue concept on both reservation and transmission as opposed to its application only on transmission in DQDB. Every slot has one additional bit to the original format of DQDB : a REQ_REQ bit. Every station has three counters as in DQDB : request_counter ,cd_counter and local_request_queue_counter . The request_counter is used the same way as in DQDB. However, the local_request_queue_counter is used in a different way. Therefore, we shall concentrate on the operations of local_request_queue_counter only. A station must set a REQ_REQ bit on Channel A to reserve a REQ bit. In this approach, the REQ bit is set according to a REQ distributed queue. Every station monitors both channels continuously. For every set REQ_REQ bit on Channel A, it increments local_request_queue_counter by one. For every passing slot with unset REQ bit on Channel B, it decrements the local_request_queue_counter by one if local_request_queue_counter is greater than zero. When a station is ready, it tries to set REQ_REQ bit on Channel A. Once a REQ_REQ bit is set successfully on Channel A, it copies the content of local_request_queue_counter into cd_counter and initializes local_request_queue_counter to zero. The station then decrements the cd_counter for every unset REQ bit seen on Channel B. When cd_counter is zero, the station sets the REQ bit in the next unset REQ bit on Channel B. If it has successfully set a REQ bit, it copies the request_counter into cd_counter , and initializes request_counter to zero. Then it follows the same protocol as in DQDB : decrementing cd_counter by one for every empty slot passing on Channel A and transmitting its segment in the next empty slot when cd_counter is zero.
The simulation results have shown that under "uniform" and "equal" traffic distribution this scheme performs as well as DQDB and for small a, fairness can be achieved. However, when a becomes larger, unfairness still exists. The reason for the unfairness is that downstream stations still need to set REQ_REQ bit before set REQ bit. However, when a is very large unfairness still exists.
(3)Cycle-Distributed Queue Dual Bus -This is based on the cycle concept which will be further discussed in the next section. The main idea is that a ready station can only transmit a single segment in a cycle. After transmitting a segment, a station has to wait for another cycle to start before it can transmit another segment. The two endstations S 1 and S N control the cycle. A ready station is required to "successfully" make a request before it can copy the content of request_counter into cd_counter . In addition, we let a station clear a set REQ bit when the following two conditions are both true :
(1) the station has no segment ready (idle) and (2) request_counter = 0 when an empty slot passes
The rationale behind this is that when request_counter =0, this station knows that all requests, if any, from downstream stations on Channel A have been satisfied. If at this time an empty slot passes on Channel A and then it sees a REQ=1 in the next slot on Channel B, it is most likely that the passing empty slot on Channel A will be occupied by that requesting downstream station. It is not necessary to let this REQ=1 to further propagate down the channel B and make unnecessary reservations at the passing stations. But this REQ-bit-clearing is limited to the next slot only 2 . We also allow a station to transmit a segment without making a request (setting a REQ bit) first when both request_counter and cd_counter are zero.
Intuitively, if the number of slots in a cycle is exactly the same as the number of stations ready to transmit a segment in that cycle, we can achieve both the optimal utilization and fairness. However, in reality, an optimal cycle length may never be obtained. Since upstream stations see a new cycle (i.e. indicated by a set START bit) before downstream stations, the shorter the cycle length the more favored the upstream stations will be. Based on this observation, we have tried the following two approaches. (i) The end station does not set START=1 in any two consecutive slots in an attempt to extend the cycle length. That is, the minimum cycle length ≥2.
(ii) We allocate two REQ bits in each slot. That is, two REQ bits can be set by two stations in a slot. The end station sets START=1 only − 13 − when both REQ bits in the incoming slots are unset and request_counter is zero. The simulation results of the two approaches have shown certain degree of improvement. However, when a is large, unfairness still exists.
From the above discussion it is clear that there is a tradeoff between performance and fairness especially when a is large. We also believe that a temporary unfair situation is unavoidable if high performance is one of the design goals. The question is how to find a simple and quick way to compensate disadvantaged stations. In the next section, we propose such a scheme called the Cycle Compensation Protocol. This protocol is based on a different concept which can eliminate the unfairness problem and also achieve a full channel utilization.
Cycle Compensation Protocol
Before introducing the Cycle Compensation protocol, we first present the FASNET protocol which uses the cycle concept and is also based on the uni-directional twin-bus architecture.
In FASNET [limb82, Limb83] the two end stations coordinate in synchronization to allow all ready stations transmit in a round-robin fashion. The slot format is as shown in Figure 5 . Station S 1 initiates a cycle by setting the Start bit to 1. When a station wishes to transmit a segment, it tries to find an empty slot (i.e., a slot with Busy bit =0). It will set the Busy bit to one in every passing slot until it has "successfully" done so. The bit is "successfully" set if it has not been set before by any upstream station. This station can then transmit its packet in the slot. Note that if the bit has been set before by an upstream station, then the setting of the bit by this station does not change the content of the Busy bit.
Ready stations are allowed to transmit one segment in a cycle. When a station transmitted a segment in the current cycle, it needs to wait for the beginning of the next cycle to transmit the next segment. A cycle starts when the Start bit is set to 1 in a slot by the head-end station. When the down-end station S N sees an empty slot on Channel A, it sets the End bit in the next slot on Channel B as an indication to S 1 that a cycle has ended and a new cycle should start. On receiving a set End bit on Channel B, station S 1 sets the Start bit in the next slot generated on Channel A. A ready station will try to transmit its segment in an empty slot when it sees the set Start bit passing.
The protocol can maintain a round robin transmission order among all the ready stations since in a cycle ready stations get their chances to see both the beginning of a cycle and a first available empty slot from left to right.
Therefore, there will be no gaps (empty slots) between the slots occupied by ready stations. However, there is a gap between two cycles. In the worst case, the gap between two cycles is 2τ + 2 slot-time. This means a waste of channel bandwidth ( low utilization) and possibly higher delay. This situation is the worst when a is large and very few stations are ready in a cycle.
Limb briefly mentioned three methods to improve the utilization.
(1) A ready station waiting for a new cycle to start can attempt to seize any empty slots on the transmission channel once it sees an END=1 on the reservation channel. The intercycle gap now depends on the round trip propagation between the last active station and the end station.
(2) The END bit is replaced by a REQUEST bit. A ready station writes REQUEST (REQ)=1 on the reservation channel. After all ready stations have been served, the head station will read REQ=0 and initiate a new cycle.
The average intercycle gap is now equal to the round trip propagation delay from the head end station to the last active station, plus half a slot time. Du and Ghanta [Du88] proposed a similar improved scheme. It can guarantee 100% utilization if there are no less than T P 2.τ +2 stations ready in each cycle.
(3) An additional bit -REQUEST bit -is added to the access control field. Every ready station indicates its desire to transmit by setting REQ=1. The end station estimates the cycle length and transmits END=1 timed to arrive at the head station just as the last slot to be used in the cycle is leaving the head station.
When a is large, the first and the third methods always have intercycle gaps. A full channel utilization can never be achieved. The second method is closely related to the proposed Cycle Compensation protocol. Therefore, we will discuss this method more. The second method can reduce the cycle gap. However, it does not guarantee round robin transmission among ready stations. In other words, when the end-to-end propagation delay is large ( > slot-time) and the number of ready stations is small there can be a gap between the REQ bits set by ready stations.
That is, there are unset REQ bits in between two set REQ bits. For example, Stations S 2 and S N−1 are the only two ready stations and the propagation delay between the two stations is greater than 10 slot-times (i.e., a > 10). That is, Station S N−1 realizes that a new cycle starts more than 10 slot times later than Station S 2 . Therefore, there will be more than 10 slots with their REQ bits unset in between the REQ bits set by Stations S 2 and S N−1 . As a result, the cycle can be terminated prematurely and some ready stations will not get a chance to transmit in the current cycle.
− 15 − Since stations follow the rule of one transmission per cycle, those stations seeing the new cycle start after they have transmitted a segment can transmit their next segment. Those in the downstream will lag behind since they may not be in time to transmit a segment before a new cycle starts. As a result, unfairness occurs.
On the other hand, if we do not let a new cycle start each time a REQ=0 arrives, in order to be fair to the downstream stations we require a minimum number of slots in a cycle. This certainly could improve the unfairness of the protocol, however, it can potentially waste some slots too. Another potential problem with the second method is that it still requires a station to first make a request before it can transmit. This certainly will increase the "packet" delay. In the following, we present the Cycle Compensation Protocol which solves the unfairness problem and its performance is almost the same as that of the DQDB.
From the previous discussion it is clear that the protocols based on the cycle concept may suffer lower utilization and longer delay when a is large and the number of ready stations is small. In order to improve the channel utilization and to reduce the delay, ready stations need to become more aggressive to transmit their segments. However, this will intensify the unfairness among the stations. In the proposed Cycle Compensation Protocol we plan to use the cycle concept as a simple way for a ready station to know how much it needs to be compensated if it has been denied its right to transmit. According to the cycle concept a ready station is allowed to transmit a segment in a cycle, and if a ready station indeed gets its chance to transmit a segment, nothing needs to be done. On the other hand, if a ready station does not get a chance to transmit its segment and the next cycle starts, then the station needs to be compensated later. Thus, we allow stations to accumulate their turns of transmission. When a station eventually gets its chance to transmit, it is allowed to make up for the turns it missed before. The amount of "compensation" that a station deserves is the number of cycles in which it has failed to transmit its segments because the cycles were ended prematurely. The station that has fallen behind then tries to make up for that number of requests for slots and transmit its segments.
The slot format is shown in Figure 6 . The control field contains four bits : START bit, BUSY bit, REQ bit, and SUP bit. The two additional bits to DQDB slot format -START bit is set by the end station to indicate the start of a new cycle on that particular channel and SUP bit is used to suppress among the stations exactly one reservation to achieve the full channl utilization.
Each station keeps two counters, reservation_counter (res_counter) and transmit_counter (xmt_counter ) as shown in Figure 7 . Note that we still assume a single service class in the network. In order to improve the channel utilization and to reduce the packet delay, we allow a station to transmit its packets before requests have been made.
Therefore, the res_counter records the number of reservations that this station needs to make. The xmt_counter contains the number of transmission opportunities that the station has accumulated.
We assume that every station has certain buffer spaces to store its arriving segments. Note that when a packet arrived, it needs to be partitioned into segments of fixed length. The basic idea is to allow those stations who have segments ready but failed to transmit their segments before a cycle has ended get their compensations by transmitting multiple segments in one cycle. The protocol can be described by the state diagram as shown in Figure 8 . The setting of the START bit will be discussed later.
In normal operation, a station continuously monitors both channels. A station moves to a Ready state when it has segment ready. A ready station will try to transmit a segment in every passing empty slot (i.e., a slot with BUSY=0) until its xmt_counter = 0. Every time it successfully transmits a segment in a slot, it decrements xmt_counter by one (xmit). The station returns to an Idle state when it has no more segments ready.
A station (note that it does not have to be a ready station) with its res_counter>0 has to set REQ bit in every passing slot on the reservation channel. Once it has successfully set one REQ bit in a slot, it decrements res_counter by one. That is, the station has registered for an empty slot.
When a ready station sees a START=1 on the transmission channel, it means that a new cycle starts and the station loses its turn to transmit one segment in the cycle. Therefore, if its "queue length" is larger than xmt_counter , it increments the xmt_counter by one and if SUP=0 then it sets SUP=1. Otherwise, if SUP=1 it increments the res_counter by one. "Queue length" is the number of segments in the buffer spaces waiting for transmission. If its "queue length" is not larger than xmt_counter , it means that the station does not have enough segments and need not − 17 − be compensated for this turn. We assume that "queue length" will increase if additional segments arrived or decrease if several segments have been transmitted.
When a station first becomes ready and moves to the Ready state from Idle state, we require that the station waits for a new cycle before it can transmit a segment. This is one type of service. There can be another type of service, i.e., a newly ready station can participate in the current cycle and transmit one segment. There are trade-offs between these two alternatives. The first type tends to make the upstream stations less aggressive so that it is fair to all the ready downstream stations. On the other hand, the second type of service allows a segment to be transmitted in this cycle which could reduce the "packet" delay at the station. However, it increases the delay at the downstream stations.
When the network is under heavy load, the average overall delay will be about the same in the two type of services. When the load is light, new cycles will start very often. The delay of a segment waiting for a new cycle as in the first type of service will be very small since it will see START=1 in almost every slot. Hence, it is preferred over the second type of service. With it, the station state diagram can be simplified as shown in Figure 8 to only two states.
The CC Protocol can achieve complete fairness among ready users regardless of the value of a. Since we allow a station to be "compensated" when it fails to transmit a segment in a cycle, it can accumulate the transmission opportunities. In addition, we require that each station waits for a new "cycle" after it has transmitted a segment unless it has fallen behind. A station fallen behind (lagging) will try to catch up with the other stations by transmitting more than one segment while those non-lagging stations wait for the start of a new cycle. With the combination of cycle and compensation, complete fairness is achieved. The simulation results presented later will show that this is indeed the case.
In the following we discuss the protocol for end-stations. We will explain only the protocol for left-end station S 1 . Station S N executes an identical protocol on the other channel. We shall assume that there is a slot generator as described in IEEE 802.6 Standard. The additional responsibility of the end station S 1 as compared to those nonend stations is to set START=1 in the next slot on Channel A if it sees a REQ=0 on Channel B. Since it is the first station to see the empty slot and the start of a new cycle, it gets to transmit a segment in it. So, the xmt_counter is no longer necessary. Because it is also the last station on Channel B, the res_counter is not necessary either. The end − 18 − station should set SUP=1 in every slot in which it transmits a segment.
The CC Protocol can guarantee complete utilization of the channel bandwidth when the network is under high load. This statement can be informally proved as the following : A slot is wasted when it propagates down the channel while no station can transmit. A ready station can not transmit when it is waiting for a new cycle to start. A cycle is started by the end station when there is no request pending. When a REQ is set, it tells the end station that one station has made a reservation so it can not start a new cycle yet and this empty slot will be occupied by a station. On the other hand, if the end station sees a REQ=0, it knows that no one else has made a reservation, the new cycle should start now. Otherwise, the slot will be wasted.
If there is only one station continuously ready, the full channel utilization is also guaranteed. This is because we allow a user to transmit its segment in an empty slot with START=1 without making a request. If it is the only ready station in the network and it need not make a reservation then the REQ bit will always be zero when it arrives at the end station. So, the START bit will be set in every slot. As a result, every slot will be occupied by the ready station. From the above arguments, the full channel utilization is achieved with CC Protocol.
As opposed to DQDB protocol, the Cycle Compensation Protocol implements the FIFO queue based on a broader concept. It can accommodate multiple segments from the same station to occupy the same position in the global transmission queue. The CC Protocol places one additional responsibility on the two end stations than DQDB. The responsibility is simply to set the START bit when certain conditions are true. It requires no additional hardware and very little modification to the DQDB.
Simulation Results
In order to provide a better comparison on the DQDB and Cycle Compensation protocol we carried out some simulation runs. The analysis and simulations for multiple classes DQDB and CC Protocol will be discussed in [Leu90a] . All simulations assume the following :
(1) The slot size is 424 bits.
(2) There is only a single class of service and the slot generators generate only QA empty slots. To compare the channel utilization of CCP with DQDB as shown in Table I , we carried out the same simulation on CCP. The results are shown in Table II . The channel bandwidth is equally shared among all ready stations regardless of the number of stations and the network sizes.
We next look into the effect of the unfairness situation when only some of the stations are constantly ready. 0.25 9.97 9.98 9.98 9.97 9.97 9.97 9.97 9.97 9.97 9.97 2.50 9.97 9.97 9.97 9.97 9.97 9.97 9.97 9.98 9.97 9.97 25.0 9.99 9.99 9.99 9.98 9.93 9.93 9.99 9.99 9.99 9.99 100. In order to show the relations of xmt_counter to the number of stations that is constantly ready, we present next the simulation results as shown in Figure 12 . We consider that the busy stations are positioned at equal distances on the cable. Again, there can be many stations in the network but only some of them are generating a large amount of traffic. As shown, when there are more stations ready the maximum xmt_counter value will be smaller.
For a given number of busy stations, the maximum xmt_counter value is the same in each of them except the most − 24 − upstream busy station. The most upstream busy station will have xmt_counter =1 at most. For the rest of the busy stations, the maximum xmt_counter value will be the same and is about twice the propagation delay from the first busy station to the second busy station plus two slot time. The maximum value of the xmt_counter relates to the period length required for all stations to reach a fair state.
Discussion and Conclusions
In the Cycle Compensation Protocol as presented in the this paper, we assume that "queue length" information is readily available. That is, we assume several segments can be ready at the same time and they are stored in some buffer space. However, this requirement is not necessary. A variation of the Cycle Compensation Protocol which does not need this requirement is presented in [Leu90b] . Now we would like to compare the hardware tradeoff between DQDB and Cycle Compensation Protocol. As described, CC Protocol requires two counters at each station as opposed to three counters in DQDB protocol (one additional counter is required and shared by all priority classes when the Bandwidth Balancing Scheme is included in the revised standard). In the single class service, CC Protocol needs one less counter than DQDB. In [Leu90a] , we will present the multiple-class protocol -the Cycle Compensation_Distributed Queue Dual Bus (CC_DQDB) Protocol. In CC_DQDB, every station needs to have three counters for each class of service it supports (still one less than the revised standard). Every class has one cls_counter in addition to the xmt_counter and res_counter counters. Generally speaking, the protocol based on the proposed Cycle Compensation concept requires no additional hardware (counters) than the DQDB.
In this paper, we briefly described the access protocol of the proposed IEEE802.6 Standard for Metropolitan Area Network. We identified the unfairness problem of the original DQDB protocol and proposed a new protocol called Cycle Compensation Protocol. This protocol can adjust to traffic conditions in the network so that stations can fairly share the channel bandwidth. The CC Protocol has been shown to achieve fairness regardless of the channel length (network size) and its performance in terms of throughput and packet delay is very close to that of DQDB.
